

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

INFORMAL DRAWINGS
FOR
UNITED STATES LETTERS PATENT

TITLE: DATA STORAGE SYSTEM HAVING SEPARATE DATA
TRANSFER SECTION AND MESSAGE NETWORK

APPLICANT: YUVAL OFEK, DAVID L. BLACK,
STEPHEN D. MACARTHUR, RICHARD WHEELER AND
ROBERT THIBAUT

CERTIFICATE OF MAILING BY EXPRESS MAIL

Express Mail Label No. EL48552227US

I hereby certify under 37 CFR §1.10 that this correspondence is being deposited with the United States Postal Service as Express Mail Post Office to Addressee with sufficient postage on the date indicated below and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

Date of Deposit March 31, 2000

Signature

Typed or Printed Name of Person Signing Certificate

FIG. 1
DATA AAS




FIG. 3

DIRECTOR BOARD

CACHE MEMORY 220

FIG. 4

BACKPLANE 302

TO/FROM DISK DRIVES 40

TO/FROM HOST COMPUTER/ SERVER/ HOST PROCESSOR 120

MESSAGE NETWORK BOARD 304,

MESSAGE NETWORK BOARD 3042

DIRECTOR BOARD

DIRECTOR BOARD

DIRECTOR BOARD

DIRECTOR BOARD

DIRECTOR BOARD


DIRECTOR BOARD


BACKPLANE 302

CACHE MEMORY BOARD


CACHE MEMORY BOARD

FIG 5





DIRECTOR BOARD 1901






FIG 8A




FIG 8B







FIG. 8C




CPU BUS 317



F1610

420

Receive Datapath



Message Bus Send Operation

FIG. 11A





FIG 11








FIG 11A

FIG 11B

Message Bus Send Operation Continued

F1611B





Message Bus Receive Operation

FIG. 12A





FIG 12

FIG 12A
FIG 12B

Message Bus Receive Operation Continued



F-1412B

Message Bus Acknowledgement Operation

F14.13






FIG 1A

Xmit CPU flow




F1414B

Xmit Msg flow



F1615A

Rec msg flow



F1415B

Rec cpu flow

